

A review on architecture of FFT based montgomery multiplication

Vijeta Raichur¹, and Laxminarayan Gahalod²

M. Tech. Scholar, LNCT, Bhopal, India¹
Professor, LNCT, Bhopal, India²

Abstract

As the scale of integration keeps growing; more and more sophisticated signal processing systems are being implemented on a VLSI chip. These signal processing applications not only demand great computation capacity but also consume considerable amount of energy. While performance and Area remain to be the two major design tolls, power consumption has become a critical concern in today's VLSI system design. Unceasing advancement in microelectronics design technology makes improved use of energy, encrypt data successfully, communicate information much more steadfastly, etc. Particularly, many of these technologies address low-power consumption to meet the requirements of various portable applications. Multiplication is a fundamental operation in most signal processing algorithms. Multipliers have large area, long latency and consume considerable power. Therefore low-power high speed and small in size multiplier design has been an important part in modern VLSI system design. Montgomery modular multiplication (MMM) is an efficient method to compute modular multiplication. In this work an extensive survey of literature review based on Montgomery Multiplication has given.

Keywords

Montgomery modular multiplication, Number theoretic transform, FFT, Field programmable gate array (FPGA).

1.Introduction

This segment talks about a few Montgomery multiplications algorithms, two of which have been proposed previously. Authors portray three extra calculations, and investigate in detail the space and time prerequisites of all ve strategies. These calculations are actualized in C and in constructing agent. The investigations and genuine execution brings about dicate that the Coarsely Incorporated Operand Filtering (CIOS) strategy, point by point in this segment, is the most efficient of all ve calculations, at any rate for the general class of master cessor authors considered. The Montgomery augmentation strategies constitute the center of the modular exponentiation activity which is the most authors known technique utilized as a part of open key cryptography for encoding and checking progressed data. The inspiration for concentrate high-speed and space-efficient calculations for modular multiplication originates from their applications in broad daylight

key cryptography. The RSA algorithm and the Diffie-Hellman key exchange require the calculation of modular exponentiation, which is broken into a progression of modular multiplications by the use of the double or m-array strategies. Different equipment calculations for modular increase have been proposed. Modular exponentiation calculations utilizing division chains a twofold base number framework and complex math are appropriate to programming executions. However, these methods concentrate on fast modular exponentiation, not on the particular modular multiplication method employed.

Surely a standout amongst the most intriguing and helpful advances has been the presentation of the alleged Montgomery multiplication calculation because of Subside L.Montgomery (for some of the recent applications see the discussion by Naccache et al. Ko c et al. and Bajard et al. Various hardware implementations of the Montgomery multiplication have been proposed and some of them have been used in commercially available chips. The Montgomery multiplication algorithm is used to speed up the modular multiplications and squarings required during the exponentiation process. The Montgomery algorithm computes.

$$MonPro(a; b) = a b r^{-1} \text{ mod } M \quad (1)$$

The Montgomery augmentation calculation is thought to be the quickest calculation to process $X*Y \text{ mod } M$ in PCs when the estimations of X, Y and M are extensive. Another productive calculation for modular increase is the interleaved modular multiplication calculation. In this theory, two new calculations for modular augmentation and their relating models which authors proposed in are executed. These algorithms are improvements of Montgomery increase and interleaved modular multiplication. Author is improved as for region and time multifaceted nature. In the two calculations the result of two n bit whole numbers X and Y modulo M are figd by n emphases of a basic circle. Each circle comprises of one single convey spare expansion, an examination of constants, and a survey query.

once a RSA cryptosystem is set up, i.e., the modulus and the private and open types are resolved and the general population segments have been distributed, the senders and in addition the recipients play out a solitary activity for marking, verification, encryption, and unscrambling. The RSA calculation in this regard is one of the least difficult cryptosystems. The activity required is the calculation of $M_e \pmod{n}$, i.e., the modular exponentiation. The modular exponentiation activity is a typical task for scrambling; it is utilized as a part of a few cryptosystems. For instance, the Diffie-Hellman key trade plot requires secluded exponentiation. Moreover, the ElGamal signature plot and the as of late proposed Computerized Mark Standard (DSS) of the National Establishment for Benchmarks and Innovation additionally. Notwithstanding, authors take note of that the exponentiation procedure in a cryptosystem in view of the discrete logarithm issue is marginally different: The base (M).

2.Multiplier design

Multiplication consists of three steps: generation of partial products or (PPG), reduction of partial products (PPR), and finally carry-propagate addition (CPA). In general there are sequential and combinational multiplier implementations. We only consider combinational case here because the scale of integration now is large enough to accept parallel multiplier implementations in digital VLSI systems. Different multiplication algorithms vary in the approaches of PPG, PPR, and CPA. For PPG, radix-2 is the easiest. To reduce the number of PPs and consequently reduce the area/delay of PP reduction, one operand is usually recoded into high-radix digit sets. The most popular one is the radix-4 digit set $\{-2, -1, 0, 1, 2\}$. For PPR, two alternatives exist: reduction by rows, performed by an array of adders, and reduction by columns, performed by an array of counters. The final CPA requires a fast adder scheme because it is on the critical path. In some cases, final CPA is postponed if it is advantageous to keep redundant results from PPG for further arithmetic operations.

A Binary multiplier is an electronic device used in digital electronics or in a computer or other electronic devices to carry out multiplication of two numbers depicted in binary format. It is built using binary adders. The most basic technique involves generating a set of partial products, and then summing the partial products simultaneously. This process is similar to the method which is taught to lower classes' students in school for conducting long multiplication on base-

10 integers, but has been modified here for application to a base-2 (binary) numeral system. The rules for binary multiplication are stated as given:

1. If the multiplier digit is 1, the multiplicand is copied down and it gives the product.
2. If the multiplier digit is 0 then we get a product which is also 0.

For designing such a multiplier circuit we should have the circuitry to carry out or do the following four things:

- It should be capable of recognizing whether a bit is 0 or 1.
- It should be capable of shifting the left partial product.
- It should be capable of adding all the partial-products to give the product as a sum of the partial products.
- It should examine sign bits and if they are similar, the sign of the product will be a Positive representation and if the sign bits are opposite then the product will be negative. The sign bit of the product which has been stored with the above criteria should be displayed along with the product.

The implementation of Montgomery multiplication involves making the tradeoff between chip area and computational speed [10]. Two main points to be considered are that with the increasing radix, the multiplier operand is processed in less clock cycles, however the longest path increases. Thus, the overall effect on the computational time is a decision to be made for multiplier core design.

FFT Based Multiplication

The speediest augmentation calculations utilize the quick Fourier transform. In spite of the fact that the quick Fourier transform was initially created for convolution of groupings, which adds up to duplication of polynomials, it can likewise be utilized for augmentation of long whole numbers. In the standard calculation, the whole numbers are spoken to by the commonplace positional documentation. This is accomplished by assessing these polynomials at the foundations of solidarity, at that point duplicating these qualities pointwise, and finally inserting these. The quick Fourier transform calculation enables us to assess a given polynomial of degree $s-1$ at the s foundations of solidarity utilizing $O(s \log s)$ number-crunching activities. Essentially, the introduction step is performed in $O(s \log s)$ time.

B. Field Programmable Gate Array (FPGA) BASED Multiplication

As far as assets, this plan would be appropriate for FPGA. Similar two-dimensional systolic arrays are displayed in. For a radix of two author all propose a $m \times m$ grid of one piece preparing components. With this configuration $2m$ modular increases are computed in the meantime and the theoretical throughput is one modular duplication for each clock cycle. As far as assets, such an answer isn't practical in either VLSI or FPGA for the bit length required out in the open key calculations. Notwithstanding executing just a single column of handling components, (bringing about m times

slow authors throughput) into by and by accessible FPGAs is difficult as far as assets. 1. Avoid the convey engendering delays by keeping halfway outcomes in repetitive portrayal. Determination into paired portrayal is just done at the very end and for bolstering the halfway outcome back as ai in Calculation Systolic Arrays: Preparing units fig progressive esteems for a solitary digit position. The registered conveys, qi and ai, are "pumped" through the handling units.

3.Literature review

Table 1 Paper review

Sr. No.	Title	Author	Year	Approach
1	Design and implementation of different architectures of montgomery modular multiplication	S. Kavyashree and B. V. Uma	2017	Architectures of Montgomery Multiplication and their performance is compared in terms and area and time optimization.
2	Area-optimized montgomery multiplication on IGLOO 2 FPGA	P. M. C. Massolino, L. Batina, R. Chaves and N. Mentens	2017	Area enhanced Montgomery particular increase module on low-control reconfigurable IGLOO® 2 FPGAs.
3	Generating Families of Practical Fast Matrix Multiplication Algorithms,	J. Huang, L. Rice, D. A. Matthews and R. A. v. d. Geijn	2016	A code generator framework to automatically implement a large family of FMM algorithms has reported for fast multiplication
4	Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication	S. R. Kuang, K. Y. Wu and R. Y. Lu,	2016	Authors proposed Montgomery modular multiplier can accomplish higher execution and huge territory time item change when contrasted and past plans.
5	CRT RSA decryption: Modular exponentiation based solely on Montgomery Multiplication	J. C. Néto, A. F. Tenca and W. V. Ruggiero	2015	A creative equipment configuration is proposed to perform modular exponentiation utilizing just Montgomery Increase for CRT RSA unscrambling.
6	Time-efficient computation of digit serial Montgomery multiplication	W. Dai, H. Wu and R. C. C. Cheung	2014	The author proposed that an most critical digit (MSD) first digit serial montgomery multiplication in an exception class of two fold GF (2m).
7	Efficient design of Elliptic Curve Point Multiplication based on fast Montgomery modular multiplication	M. Mohammadi and A. S. Molahosseini	2013	In this study, in light of RNS Montgomery modular increase, an enhanced ECPM design is proposed
8	Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform	J. Han, S. Wang, W. Huang, Z. Yu and X. Zeng,	2013	presents an enhanced undertaking dividing of the Montgomery increase calculation for the multicore stage with area-efficient processors

S. Kavyashree and B. V. Uma [1] The Montgomery multiplication is the fundamental square of modular exponentiation in cryptography. This study discusses the three different architectures of Montgomery

Multiplication and their performance is compared in terms and area and time optimization. The architectures are designed to improvise the area and reduce time. The designs are implemented in Verilog

HDL and simulated using Synopsys VCS. author are also synthesized in Synopsys Design Compiler using 45nm libraries to get the cell area. The experimental results show that the time required for one Montgomery multiplication measured in terms of number of clock cycles is reduced by 1.5%, 1% and 3.5 % for the three different architectures discussed here over the previous implementations. It is achieved by minimizing the signals controlling the critical path of the design. Also there is a reduction in total cell area due to technology for the three designs presented in this study.

P. M. C. Massolino, L. Batina, R. Chaves and N.[2] Mentens This study introduces the main region enhanced Montgomery modular augmentation module on low-control reconfigurable IGLOO® 2 FPGAs, from Microsemi. Keeping in mind the end goal to get a decent reaction time with couple of assets, the FPGA pipelined Math pieces and the installed memory squares are completely utilized. Therefore, 256-piece modular augmentations should be possible in 2.33 μ s, at a cost of 505 LUT4 cells, 257 Flip Lemon, 1 Math square and 1 64 \times 18 Smash piece. On the off chance that more region assets are vieauthorsd as, a modular multiplication can be performed in 1.25 μ s at a cost of 680 LUT4s, 341 Flip Lemon, 2 Math pieces and 2 64 \times 18 Slam squares. This work is the principal major advance towards territory productive open key cryptography on the Microsemi IGLOO® 2 FPGAs.

J. Huang, L. Rice, D. A. Matthews and R. A. v. d. Geijn, [3] Matrix multiplication (GEMM) is a core operation to numerous scientific applications. Traditional implementations of Strassen-like fast matrix multiplication (FMM) algorithms often do not perform well except for very large matrix sizes, due to the increased cost of memory movement, which is particularly noticeable for non-square matrices. Such implementations also require considerable workspace and modifications to the standard BLAS interface. We propose a code generator framework to automatically implement a large family of FMM algorithms suitable for multiplications of arbitrary matrix sizes and shapes. By representing FMM with a triple of matrices $[U, V, W]$ that capture the linear combinations of submatrices that are formed, we can use the Kronecker product to define a multi-level representation of Strassen-like algorithms. Incorporating the matrix additions that must be performed for Strassen-like algorithms into the inherent packing and micro-kernel operations inside GEMM avoids extra workspace and reduces the cost

of memory movement. Adopting the same loop structures as high-performance GEMM implementations allows parallelization of all FMM algorithms with simple but efficient data parallelism without the overhead of task parallelism. We present a simple performance model for general FMM algorithms and compare actual performance of 20+ FMM algorithms to modeled predictions. Our implementations demonstrate a performance benefit over conventional GEMM on single core and multi-core systems. This study shows that Strassen-like fast matrix multiplication can be incorporated into libraries for practical use.

S. R. Kuang, K. Y. Wu and R. Y. Lu [4] This study proposes a straightforward and proficient Montgomery increase calculation to such an extent that the ease and high-execution Montgomery modular multiplier can be actualized as needs be. The proposed multiplier gets and yields the information with paired portrayal and uses just a single level convey spare viper (CSA) to maintain a strategic distance from the convey proliferation at every expansion activity. This CSA is likewise used to perform operand precomputation and configuration change from the convey spare organization to the twofold portrayal, prompting a low gear cost and short essential route deferral to the burden of extra clock cycles for completing one modular expansion. To crush the deficiency, a configurable CSA (CCSA), which could be one full-snake or two serial half-adders, is proposed to decrease the extra clock cycles for operand precomputation and strategy change altogether. Also, an instrument that can distinguish and skirt the pointless convey spare expansion tasks in the one-level CCSA engineering while at the same time keeping up the short basic way delay is created. Subsequently, the additional clock cycles for operand precomputation and organization transformation can be covered up and high throughput can be acquired. Exploratory outcomes demonstrate that the proposed Montgomery modular multiplier can accomplish higher execution and noteworthy territory time item change when contrasted and the recent work.

J. C. Néto, A. F. Tenca and W. V. Ruggiero [5] An imaginative equipment configuration is proposed to perform modular exponentiation utilizing just Montgomery Multiplication for CRT RSA decoding. A comparable gear used to perform exponentiation is moreover used to perform transformations. The proposed computation is depicted and given a versatile gear utilization. At the point when

contrasted with the traditional consecutive Radix-2 MM design from which it was inferred, the new RSA engineering indicates 44% normal diminishment in the vitality utilization. The proficient outline proposed is appeared through a trial blend with a 90nm CMOS innovation. The outcomes are contrasted and the condition of-craftsmanship in the RSA 1024-piece executions utilizing non-RNS arrangements.

W. Dai, H. Wu and R. C. C. Cheung [6] In this study, authors have proposed a most-noteworthy digit (MSD) first digit-serial Montgomery multiplication (MM) in an uncommon class of double field GF (2m). The field is created by unchangeable pentanomial fulfilling predefined conditions as recorded in the study. The estimation of R(x) is unique in relation to the current detailed work: $R(x) = xm$ or $R(x) = xm-1$. Authors demonstrated that execution of MM in such extraordinary class of parallel fields which can be additionally enhanced as far as basic way delay by a most extreme of 63%. Correlation comes about likewise demonstrate that the gate check of the proposed design has been diminished contrasted with the previous works.

M. Mohammadi and A. S. Molahosseini [7] In Elliptic Bend Cryptography (ECC), Elliptic Bend Point Increase (ECPM) is a standout amongst the most basic tasks. In this study, in light of RNS Montgomery modular increase, a streamlined ECPM design is proposed. The proposed engineering incorporates quick RNS to RNS converter with picking proper moduli sets. The proposed RNS bases in first moduli set utilizes the premise with little Hamming authorsight in view of the work revealed in writing and the moduli set $\{2n+\beta, 2n - 1, 2n + 1, 2n - 2(n+1)/2 + 1, 2n + 2n+1/2\} + 1, 2n-1 + 1\}$ in the a respectable halfway point, with proficient invert converter is utilized. To plan the quick RNS to RNS converter, deferral of twofold to buildup converter from first to second premise is moved forward. Equipment plan for basic moduli in second bases which is the moduli $2n + 2(n+1)/2 + 1$ is finished. In view of accomplished equipment for decrease in moduli $2n + 2(n+1)/2 + 1$, the postpone prerequisites of the new converter is appeared to be not as much as another announced converter. Contrasted with cutting edge usage in the writing, the outcomes demonstrates that the proposed ECPM engineering accomplishes speed increment of 4%, 42%, 35%.

J. Han, S. Wang, W. Huang, Z. Yu and X. Zeng [8] Montgomery augmentation is the part task out in the

open key figs. Going for parallel usage of Montgomery increase, this short shows an enhanced undertaking apportioning of the Montgomery augmentation calculation for the multicore stage with zone productive processors. A few multicore stages are intended to check the productivity of parallelization. The speediest stage takes 3460 cycles to complete a 1024-b Montgomery augmentation, which is six times speedier than a solitary MIPS processor and three times quicker.

4.Problem statement

Montgomery multiplication and authors decrease the use of FPGA assets. Authors have actualized the modular multiplication in a settled number of clock cycles. To the best of that knowledge, this is the first time that a hardware or a programming multiplier of modular Montgomery multiplication, suitable for various security level, is performed in only 33 clock cycles. Besides, to the extent authors know, the Montgomery multiplication. the execution of motgomery multiplication algorithms on reconfigurable gadgets, for example, FPGAs. Information is stacked into the multipliers by methods for registers with memory intended to hold the info information bits. An elective approach is to utilize the irregular access memory (Slam) squares of the FPGA. This may lessen the level of CLBs required for their designs. The algorithm displayed in require the full exactness bit of wieght length transform of operands inside the multiplier. Research outtrough to likewise be gone for exploring word sarvey increase. This would require a few alterations to the algorithm. infer arrangements that can fit into a solitary FPGA, a plan objective that has numerous cost and configuration focal points over multi FPGA arrangements. Another essential target was to efficiently execute different engineering alternatives for different bit lengths and look at execution and asset usage. Develop and actualize an outline that is extensively quicker than any beforehand announced FPGA design.

5.Conclusion

This investigation presents an extensive review on fast multiplication algorithms based Montgomery architecture. In this research work at long last exhibited with montgomery multiplication that the recently advanced algorithm and their relating designs in for doing modular multipilcation require leased equipment assets and offer quicker speed of algorithm contrasted with multipliers with the old Montgomery algorithm. Area requirements for the implementation of their architectures in hardware are

significantly reduced. Depending on one's requirements, the Faster Montgomery architecture Algorithm can be used for computers where area on chip is crucial. For applications where speed of computation is critical, the Optimized Interleaved algorithm is recommended. For applications where both area and time are limiting factors, the Optimized Interleaved architecture offers a better performance compared to Fast Montgomery and Faster Montgomery. In this extensive survey authors can improve the area and time efficiencies of FFT based Montgomery multiplication.

References

- [1] Kavyashree S, Uma BV. Design and implementation of different architectures of Montgomery modular multiplication. In recent trends in electronics, information & communication technology (RTEICT), 2nd IEEE International Conference on 2017 (pp. 1101-5). IEEE.
- [2] Massolino PM, Batina L, Chaves R, Mentens N. Area-optimized Montgomery multiplication on IGLOO 2 FPGAs. In field programmable logic and applications (FPL), 27th International Conference on 2017 (pp. 1-4). IEEE.
- [3] Huang J, Rice L, Matthews DA, van de Geijn RA. Generating families of practical fast matrix multiplication algorithms. In parallel and distributed processing symposium (IPDPS), IEEE International 2017 (pp. 656-67). IEEE.
- [4] Kuang SR, Wu KY, Lu RY. Low-cost high-performance VLSI architecture for Montgomery modular multiplication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2016; 24(2):434-43.
- [5] Néto JC, Tenca AF, Ruggiero WV. CRT RSA decryption: modular exponentiation based solely on Montgomery multiplication. In Signals, Systems and Computers, 2015 49th Asilomar Conference on 2015 (pp. 431-6). IEEE.
- [6] Dai W, Wu H, Cheung RC. Time-efficient computation of digit serial Montgomery multiplication. In Integrated Circuits (ISIC), 14th International Symposium on 2014 (pp. 212-5). IEEE.
- [7] Mohammadi M, Molahosseini AS. Efficient design of elliptic curve point multiplication based on fast Montgomery modular multiplication. In computer and knowledge engineering (ICCKE), 3th International eConference on 2013 (pp. 424-9). IEEE.]
- [8] Han J, Wang S, Huang W, Yu Z, Zeng X. Parallelization of radix-2 Montgomery multiplication on multicore platform. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013; 21(12):2325-30.
- [9] David JP, Kalach K, Tittley N. Hardware complexity of modular multiplication and exponentiation. IEEE Transactions on Computers. 2007; 56(10).
- [10] Chen DD, Yao GX, Cheung RC, Pao D, Koç CK. Parameter space for the architecture of FFT-based Montgomery modular multiplication. IEEE Transactions on Computers. 2016; 65(1):147-60.